• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. Two warnings(external_delay and CSA rejected)

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 62
  • Views 890
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Two warnings(external_delay and CSA rejected)

20050710212
20050710212 over 12 years ago

There are two kind of warnings always happened during synthesis. I checked them in the user manual but I do not know how to solve them. 

1. The following primary outputs have no clocked external delays.  As a result the timing paths leading to the ports have no timing constraints derived from clock aveforms. The'external_delay' command is used to create new external delays.
/designs/FIFO/ports_out/dataout[0]
/designs/FIFO/ports_out/dataout[10]
/designs/FIFO/ports_out/dataout[11]......


2.There is 1 CSA group in module 'FIFO_csa_cluster_33'... Rejected. Somtimes it is accepted. sometimes it is rejectd.                          What is CSA group?

Could you please give me some advieces to fix these problems?

Thank you very much.

  • Cancel
Parents
  • grasshopper
    grasshopper over 12 years ago

     Hi 20050710212,

     (1) As the message specifies, the outputs have not clock reference hence no way to time paths ending at those outputs. You need to ask a set_output_delay statement in your SDC with a clock reference if you expect those paths to be timed

    (2) Carry Save Adder. Do a google search on it and you will get plenty of detailed information on adder architecture. Acceptance/Rejection depends on a variety of things, mainly your design constraints

    hope this helps,

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • grasshopper
    grasshopper over 12 years ago

     Hi 20050710212,

     (1) As the message specifies, the outputs have not clock reference hence no way to time paths ending at those outputs. You need to ask a set_output_delay statement in your SDC with a clock reference if you expect those paths to be timed

    (2) Carry Save Adder. Do a google search on it and you will get plenty of detailed information on adder architecture. Acceptance/Rejection depends on a variety of things, mainly your design constraints

    hope this helps,

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information