• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. How to preserve the internal signal name in synthesis when...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 65
  • Views 18852
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to preserve the internal signal name in synthesis when using Cadence RTL compiler

rexnyu
rexnyu over 12 years ago

Here is part of my script.

set_attribute write_vlog_preserve_net_name true

elaborate aes_fwd_top

ungroup -flatten -all

synthesize -to_mapped

write_hdl -mapped > aes_fwd_top-orig.v

But RTL compiler keeps changing my internal signal names with some random names in the verilog netlist file.

What is the proper way to use "write_vlog_preserve_net_name"? or I am using the wrong command.

  • Cancel
Parents
  • grasshopper
    grasshopper over 9 years ago

    Hi Jeff,

    as Kari pointed out, this is not a replacement for your support contact but a means for the community of ALL tool users to help each other out and share knowledge. You can be mad at the 6091 people that viewed it and provided no insight but it is no indication of R&D involvement. For all we know, the issue was addressed and the user never posted the conclusions.

    Lastly, please make sure you always post in the correct forum. Moderators do there best to re-assign but it is a human doing that after all so some can fall through the cracks from time to time. 

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • grasshopper
    grasshopper over 9 years ago

    Hi Jeff,

    as Kari pointed out, this is not a replacement for your support contact but a means for the community of ALL tool users to help each other out and share knowledge. You can be mad at the 6091 people that viewed it and provided no insight but it is no indication of R&D involvement. For all we know, the issue was addressed and the user never posted the conclusions.

    Lastly, please make sure you always post in the correct forum. Moderators do there best to re-assign but it is a human doing that after all so some can fall through the cracks from time to time. 

    gh-

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information