• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
  3. RC - read_hdl

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 62
  • Views 4640
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

RC - read_hdl

Yemelya
Yemelya over 12 years ago

Hi Everyone,

When reading verilog (read_hdl -sv), first file is common variable definitions (like `define and localparam). There is no problem loading this file, however when loading the actual RTL design it cannot recognize the mentioned above variables (Error - undeclared).

If the same  variable definitions file added to RTL as `include it works, but there are too many RTL files and I have no permission to modify them.

Any idea what could the issue with loading it by (read_hdl -sv)?

Thanks a lot!

Boris



  • Cancel
Parents
  • Yemelya
    Yemelya over 12 years ago

    Hi Grasshopper,

    Thanks a lot for your help. Actually script was reading all the files line by line with read_hdl for each one. I believed that if we define library it will resolve the scope visibility issue, but it didn't. 

    It works now, after I fixed it as you advised:

    read_hdl  { include.v a.v }
    read_hdl  { include.v b.v }
    read_hdl  { include.v c.v }

    Again, thank you very much for such a quick and useful response!

    -Yemelya



    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Yemelya
    Yemelya over 12 years ago

    Hi Grasshopper,

    Thanks a lot for your help. Actually script was reading all the files line by line with read_hdl for each one. I believed that if we define library it will resolve the scope visibility issue, but it didn't. 

    It works now, after I fixed it as you advised:

    read_hdl  { include.v a.v }
    read_hdl  { include.v b.v }
    read_hdl  { include.v c.v }

    Again, thank you very much for such a quick and useful response!

    -Yemelya



    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information