• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Logic Design
CDNS - double leaderboard script

Logic Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    Simulating an imported VHDL

    Category: Logic Design

    By archive archive

    •

    updated over 19 years ago by archive

    1 replies • 13146 views
  • Discussion

    abort points

    Category: Logic Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 15555 views
  • Discussion

    Be sure to respond to the Top Care-about Surveys

    Category: Logic Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12587 views
  • Discussion

    Be sure to take the Top Care-about Surveys

    Category: Logic Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12530 views
  • Discussion

    RTL Compiler

    Category: Logic Design

    By archive archive

    •

    updated over 19 years ago by archive

    4 replies • 14047 views
  • Discussion

    Check out the new Polls in the forums

    Category: Logic Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12600 views
  • Discussion

    Check out the new Polls in the forums

    Category: Logic Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12612 views
  • Discussion

    Cadence RTL Compiler with MSV Flow

    Category: Logic Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 14002 views
  • Discussion

    Encounter

    Category: Logic Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12715 views
  • Discussion

    VLSI Digital Design with Verilog - Workshop

    Category: Logic Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 515 views
  • Discussion

    Verilog Essentials for VLSI Design

    Category: Logic Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12696 views
  • Discussion

    Properly optimizing enable to clock gating enable

    Category: Logic Design

    By archive archive

    •

    updated over 19 years ago by archive

    10 replies • 24926 views
  • Discussion

    Introducing your forum Moderator, Dave Goldberg

    Category: Logic Design

    By archive archive

    •

    started over 19 years ago

    0 replies • 12590 views
  • Discussion

    high fanout nets synthesis

    Category: Logic Design

    By archive archive

    •

    updated over 19 years ago by archive

    3 replies • 15687 views
  • Discussion

    custom wireload model from first encounter

    Category: Logic Design

    By archive archive

    •

    updated over 19 years ago by archive

    2 replies • 14397 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information