• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. mixed-signal AMS simulation error

Stats

  • Locked Locked
  • Replies 11
  • Subscribers 66
  • Views 23015
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

mixed-signal AMS simulation error

apple419
apple419 over 11 years ago

Hi,

   I was trying to do a simple mixed-signal simulation with AMS in Cadence ADE environment (6.15).

   In the setup there are two inverters. One inverter A has schematic view and the other inverter B has Verilog view. The Config view is created.

   In the hierarchy editor form, correct views are set (A has schematic view and B has verilog view).

In ADE, the ams is selected as the simulator. The ConnRules_3V_full_fast is selected as the connect rule. The OSS-based netlister with irun is slected.

   When I started a transient simulation, the simulation log shows the following error and the simulation stopped.

   irun: *E,BDOPT: Unknown option -rnm_partinfo

   Anyone have any idea what this error is about?  Is there anything I missed in the setup?

 

Thank you for the help!

Regards 

  • Cancel
Parents
  • apple419
    apple419 over 11 years ago

    Andrew,

        I am using inciciv-12.10.006. The Cadence version is ic6.1.5-64b.500.17.

        I tried this: in ADE, Simulation -> Netlist -> Recreate, then Run. The error still exisits.

     Following is the irun.log:

    irun: 12.10-s006: (c) Copyright 1995-2012 Cadence Design Systems, Inc.

    TOOL: irun 12.10-s006: Started on Oct 08, 2013 at 07:02:02 MST

    irun

    -f irunArgs

    -clean

    -UNBUFFERED

    -errormax 50

    -status

    -nowarn DLNOHV

    -nowarn DLCLAP

    -v93

    -incdir /home/users/wangx/rechips/

    -timescale 1ns/1ns

    -discipline logic

    -delay_mode None

    -novitalaccl

    -access r

    -noparamerr

    -amspartinfo ../psf/partition.info

    -rnm_partinfo

    -modelincdir /home/users/wangx/rechips/

    ./spiceModels.scs

    ./amsControlSpectre.scs

    -input ./probe.tcl

    -run

    -exit

    -ncsimargs "+amsrawdir ../psf"

    -simcompatible_ams spectre

    -name test02:config

    -amsconnrules ConnRules_3V_full_fast

    +define+CDS_SELECT_CRS

    +define+CONNRULES_3V_FULL_FAST

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/ConnRules_3V_basic/connect/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2E_2/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2L_2/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/Bidir_2/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2R/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2E_2/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/ER_bidir/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2L/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2R/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/RL_bidir/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2E_2_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/Bidir_2_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2L_2_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2L_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2R_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/RL_Bidir_CPF/module/verilog.vams

    ./netlist.vams

    -f ./textInputs

    /home/users/wangx/rechips/verilog_test/inv_vlog/verilog/verilog.v

    ./cds_globals.vams

    -l ../psf/irun.log

    irun: *E,BDOPT: Unknown option -rnm_partinfo.

    TOOL: irun 12.10-s006: Exiting on Oct 08, 2013 at 07:02:02 MST  (total: 00:00:00)

     Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • apple419
    apple419 over 11 years ago

    Andrew,

        I am using inciciv-12.10.006. The Cadence version is ic6.1.5-64b.500.17.

        I tried this: in ADE, Simulation -> Netlist -> Recreate, then Run. The error still exisits.

     Following is the irun.log:

    irun: 12.10-s006: (c) Copyright 1995-2012 Cadence Design Systems, Inc.

    TOOL: irun 12.10-s006: Started on Oct 08, 2013 at 07:02:02 MST

    irun

    -f irunArgs

    -clean

    -UNBUFFERED

    -errormax 50

    -status

    -nowarn DLNOHV

    -nowarn DLCLAP

    -v93

    -incdir /home/users/wangx/rechips/

    -timescale 1ns/1ns

    -discipline logic

    -delay_mode None

    -novitalaccl

    -access r

    -noparamerr

    -amspartinfo ../psf/partition.info

    -rnm_partinfo

    -modelincdir /home/users/wangx/rechips/

    ./spiceModels.scs

    ./amsControlSpectre.scs

    -input ./probe.tcl

    -run

    -exit

    -ncsimargs "+amsrawdir ../psf"

    -simcompatible_ams spectre

    -name test02:config

    -amsconnrules ConnRules_3V_full_fast

    +define+CDS_SELECT_CRS

    +define+CONNRULES_3V_FULL_FAST

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/ConnRules_3V_basic/connect/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2E_2/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2L_2/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/Bidir_2/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2R/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2E_2/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/ER_bidir/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2L/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2R/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/RL_bidir/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2E_2_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/Bidir_2_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/E2L_2_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/R2L_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/L2R_CPF/module/verilog.vams

    /pkg/incisiv-12.10.006/tools.lnx86/affirma_ams/etc/connect_lib/connectLib/RL_Bidir_CPF/module/verilog.vams

    ./netlist.vams

    -f ./textInputs

    /home/users/wangx/rechips/verilog_test/inv_vlog/verilog/verilog.v

    ./cds_globals.vams

    -l ../psf/irun.log

    irun: *E,BDOPT: Unknown option -rnm_partinfo.

    TOOL: irun 12.10-s006: Exiting on Oct 08, 2013 at 07:02:02 MST  (total: 00:00:00)

     Thanks

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information