Stats

  • Locked Locked
  • Replies 5
  • Subscribers 64
  • Views 2851
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DCO test using Verilog A "unexpected statement "{""

Yizhe Hu

Hi guys,

This is my testing code for DCO. I try to use spectre to do sp simulation.

Parametric Analysis change Vin every time, and then get the Dout (0V, or 1V thermometer code). Dout is used to control DCO Switch bank.

There is no problem with my Verilog-A, but spectre cannot detect "{", which appears in "parameter real valxx [64:0] = {0, 0...}."

How could I solve this? 

Could you give other testing method?

Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.