• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. DCO test using Verilog A "unexpected statement "{""

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 64
  • Views 2851
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DCO test using Verilog A "unexpected statement "{""

Yizhe Hu
Yizhe Hu over 9 years ago

Hi guys,

This is my testing code for DCO. I try to use spectre to do sp simulation.

Parametric Analysis change Vin every time, and then get the Dout (0V, or 1V thermometer code). Dout is used to control DCO Switch bank.

There is no problem with my Verilog-A, but spectre cannot detect "{", which appears in "parameter real valxx [64:0] = {0, 0...}."

How could I solve this? 

Could you give other testing method?

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    Please post the Verilog-A code as an attachment or in the post itself. A picture of the code isn't much help - I'm not going to sit and type it in again to try this out.

    Also, please post the instance line in the input.scs (line 156 - ideally lines either side of it just to make sure) so that I can see what the instance line looks like. The error is in the spectre netlist, not in the Verilog-A.

    By the way, posting my name in a reply or sending me a friend request won't get me to respond any more quickly...

    Thanks,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    Please post the Verilog-A code as an attachment or in the post itself. A picture of the code isn't much help - I'm not going to sit and type it in again to try this out.

    Also, please post the instance line in the input.scs (line 156 - ideally lines either side of it just to make sure) so that I can see what the instance line looks like. The error is in the spectre netlist, not in the Verilog-A.

    By the way, posting my name in a reply or sending me a friend request won't get me to respond any more quickly...

    Thanks,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information