• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. Verilog-AMS : Incorrect wreal net value of E2R connect ...

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 64
  • Views 15067
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Verilog-AMS : Incorrect wreal net value of E2R connect module

SimhanAnalog
SimhanAnalog over 9 years ago

I have a mixed signal circuit and during simulation the simulator will automatically add connect modules. Since the circuit is small I have saved all nets(including connect modules). The functioning of the circuit is as expected indicating that all connect modules are functioning correctly.

But one strange observation is that when I go inside any E2R connect module(using viva or simvision) and plot the input and output, the input is correct but the output is zero for all time. But outside the connect module the blocks that the connect module drives has the correct signal. This is observed in all E2R connect modules irrespective of the connect module parameters. Since there are several built in connect modules(rules) to choose from, we tried juggling but still the same observation. Then we went ahead and wrote a simplified connect module and tried for a simple circuit. But still the same result. I thing this is a bug since other connect modules work correctly(L2E,E2L,R2E).

Here is the connect module that we wrote for your reference in case there is an issue with the module(but as I said this issue is observed with built in connect modules as well).

connectmodule e2r(A,Y);
  input A;
  electrical A;
  output Y;
  wreal Y;
  logic Y;
  parameter real vdelta = 50u;
  parameter real vtol = vdelta/4;
  parameter real ttol = 5p;
  real A_r = 0.0;

  always @(absdelta(V(A), vdelta, ttol, vtol))
    A_r = V(A);
 
  assign Y = A_r;

endmodule

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    Not really enough information to work on here. I suggest you go to customer support.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 9 years ago

    Not really enough information to work on here. I suggest you go to customer support.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information