Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 19083
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

overlap error

Charanraj Mohan

Hi,

can someone suggest a way to avoid overlap error in a simple schematic. Say, I am simply connecting a capacitor at the end of an inverter and I get ' I0 and C0 overlap by more than 10 percent', when I do check and save. How to avoid this kind of error ??

thanks in advance.

Parents

  • Generally it should be a warning not an error unless your environment has been customised. First check that your inverter symbol actually has an instance box (this is the typically red line around the substantial part of the symbol when you open the symbol itself in the symbol editor, and can be created using Create->Selection Box). 

    However, if you are directly placing the capacitor on the output pin of the inverter with no wire in the way, then you'll almost certainly be actually overlapping the instance boxes. You can control the severity of this check (and how much overlap is tolerated) by going to Check->Rules Setup. Pick the "Physical" tab and then you can set whether overlapping instances trigger a warning or an error or are ignored, or you can increase the percentage (in my case increasing from 10 to 30% stopped a capacitor on the output of my inverter triggering a warning).

    Regards,

    Andrew.

Reply

  • Generally it should be a warning not an error unless your environment has been customised. First check that your inverter symbol actually has an instance box (this is the typically red line around the substantial part of the symbol when you open the symbol itself in the symbol editor, and can be created using Create->Selection Box). 

    However, if you are directly placing the capacitor on the output pin of the inverter with no wire in the way, then you'll almost certainly be actually overlapping the instance boxes. You can control the severity of this check (and how much overlap is tolerated) by going to Check->Rules Setup. Pick the "Physical" tab and then you can set whether overlapping instances trigger a warning or an error or are ignored, or you can increase the percentage (in my case increasing from 10 to 30% stopped a capacitor on the output of my inverter triggering a warning).

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.