Stats

Locked Locked
Replies 3
Subscribers 64
Views 19083
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

overlap error

Hi,

can someone suggest a way to avoid overlap error in a simple schematic. Say, I am simply connecting a capacitor at the end of an inverter and I get ' I0 and C0 overlap by more than 10 percent', when I do check and save. How to avoid this kind of error ??

thanks in advance.

Parents

Andrew Beckett over 9 years ago

BTW, having the check is quite a good idea - because I've seen cases where people have accidentally placed multiple instances on top of each other and then didn't notice that actually they had several in parallel.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

Andrew Beckett over 9 years ago

BTW, having the check is quite a good idea - because I've seen cases where people have accidentally placed multiple instances on top of each other and then didn't notice that actually they had several in parallel.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.