• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. bulk-source or bulk-drain junction diode forward biased...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 64
  • Views 3353
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

bulk-source or bulk-drain junction diode forward biased :-(

Charanraj Mohan
Charanraj Mohan over 9 years ago

Hey,

 I am translating few schematics from 0.35um to 130nm. I found the difficulty in encountering warnings like 'the bulk-source or the bulk-drain junction diode is missing and it is forward biased'. How to encounter these critical warning where the simulations go abnormal. This happens only during a small time of the transient simulation. I don't need to use a bulk connection, rather how to tackle these kinda warnings ? I surfed a lot and couldn't find a right way or approach to tackle these in the schematic level. I am grateful to know if any such exists.

Thanks in advance.

  • Cancel
Parents
  • Charanraj Mohan
    Charanraj Mohan over 9 years ago

    Thanks Andrew.

    I went through it.
     And later found that it occurs mainly because of  high speed switching time of my test input signal in the schematic. For example, if i use 1ns of rise time or fall time, these warnings occur. When i use 100ns these warnings disappear. I would like to know if I can kick these warnings by some tuning setup in the ADE like when I use small abstol and small gmin, I get more accurate. I am saying this for an example.

    I want that the simulator should handle well the fast input pulse/switching too and give me no warnings. Is there any tuning parameters in the ADE ?

    Thanks in advance :-)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Charanraj Mohan
    Charanraj Mohan over 9 years ago

    Thanks Andrew.

    I went through it.
     And later found that it occurs mainly because of  high speed switching time of my test input signal in the schematic. For example, if i use 1ns of rise time or fall time, these warnings occur. When i use 100ns these warnings disappear. I would like to know if I can kick these warnings by some tuning setup in the ADE like when I use small abstol and small gmin, I get more accurate. I am saying this for an example.

    I want that the simulator should handle well the fast input pulse/switching too and give me no warnings. Is there any tuning parameters in the ADE ?

    Thanks in advance :-)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information