• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. Best practices for Verilog-a modelling time variant res...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 65
  • Views 16097
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Best practices for Verilog-a modelling time variant resistance

LDIL
LDIL over 5 years ago

Hello all.

I am simulating a design with time variant resistor, which values can be in [oHM] from thousands to even millions. I now set it as a simple real.

What is the best practice for assigning values/ setups for it, in order to have no convergence issues or runtime issues?

I mean, usually the voltage is no more than 5V, and the currents are less than 1e-2.

Thanks.

  • Cancel
Parents
  • Frank Wiedmann
    Frank Wiedmann over 5 years ago

    General advice for behavioral modeling can be found in chapter 3 "AMS Behavioral Modeling" of the "Mixed-Signal Methodology Guide". This chapter was written by Ron Vogelsong from Cadence and can be downloaded (in four parts) from https://www.eetimes.com/book-excerpt-mixed-signal-methodology-guide-part-4/#. Especially the section "Modeling Best Practices Considerations" contains lots of valuable advice. Another excellent resource is the article "Best Practices for Compact Modeling in Verilog-A" by Colin McAndrew et al. which is in Open Access and can be downloaded from https://ieeexplore.ieee.org/document/7154394. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Frank Wiedmann
    Frank Wiedmann over 5 years ago

    General advice for behavioral modeling can be found in chapter 3 "AMS Behavioral Modeling" of the "Mixed-Signal Methodology Guide". This chapter was written by Ron Vogelsong from Cadence and can be downloaded (in four parts) from https://www.eetimes.com/book-excerpt-mixed-signal-methodology-guide-part-4/#. Especially the section "Modeling Best Practices Considerations" contains lots of valuable advice. Another excellent resource is the article "Best Practices for Compact Modeling in Verilog-A" by Colin McAndrew et al. which is in Open Access and can be downloaded from https://ieeexplore.ieee.org/document/7154394. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information