Stats

Locked Locked
Replies 5
Subscribers 64
Views 11281
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

RLC series circuit

Hi,

Can somebody tell me how to plot both the magnitude and phase behavior of the loop current and the voltage across resistor, capacitor and inductor over a frequency range of 1mHz to 1MHz .

I have made the schematic , but dont know how to plot. can somebody help me with it giving detailed step. I am new to this , please help me.

Kind Regards

R.Vishnu Kumar

Parents

Andrew Beckett over 3 years ago

Which tool and software version are you using?
Cancel
Vote Up +1 Vote Down

Cancel

Reply

Andrew Beckett over 3 years ago

Which tool and software version are you using?
Cancel
Vote Up +1 Vote Down

Cancel

Children

vshnkmr over 3 years ago in reply to Andrew Beckett

Hi,

I am using cadence virtuoso.
Cancel
Vote Up 0 Vote Down

Cancel
vshnkmr over 3 years ago in reply to vshnkmr

Virtuoso 6.1.8
Cancel
Vote Up 0 Vote Down

Cancel
vshnkmr over 3 years ago in reply to Andrew Beckett

Virtuoso 6.1.8
Cancel
Vote Up 0 Vote Down

Cancel
ShawnLogan over 3 years ago in reply to vshnkmr

Dear vshnkmr,

vshnkmr said:
Virtuoso 6.1.8

Since that version of Virtuoso supports ADE Assembler and Explorer, I will assume you are using one of those ADE simulator tools. Hence, I have assembled a set of instructions in the Portable Document Formatted file at URL:

https://ent.box.com/s/4tf0zyzv09vxfkcdv4ajdquw0ss9j1i7

(Link will expire at the end of 2021)

I also have attached a compressed (".zip") file. If you unzip this file, the comma-separated variable files of both test bench variables and test bench outputs are included that you may import into your maestro Explorer view IF the net names are the same as your Virtuoso test bench. If note, you may first edit each file to change the net names to those in your Virtuoso schematic and then import them. I included instructions as to how to import the outputs file in the Portable Document Formatted file. I hope the instructions are sufficiently clear to provide you with the insight you need.

Shawn

outputs_variables_in_rlc_test_bench_sml_110621.zip
Cancel
Vote Up 0 Vote Down

Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.