• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Mixed-Signal Design
  3. How to read output of a 32bit bus in a transient simulation...

Stats

  • Locked Locked
  • Replies 11
  • Subscribers 64
  • Views 14160
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to read output of a 32bit bus in a transient simulation using Spectre ?

Mdad
Mdad over 3 years ago

HI,

I know how to use a vector file to write to input buses. But how can we read the output of buses and for example transfer the results to a file?

Is there any verilogA code for that?

Thanks,

-Mehrdad

  • Cancel
Parents
  • ShawnLogan
    ShawnLogan over 3 years ago

    Dear Mehrdad,

    I tried an example using the SKILL routine described at the On-line support article at URL:

    https://support.cadence.com/apex/ArticleAttachmentPortal?id=a1Od0000000nW2AEAU&pageName=ArticleContent

    and assembled a set of screenshots that might help you. See what you think...

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • FormerMember
    FormerMember over 3 years ago in reply to ShawnLogan

    The file is attached below:

    create_digital_busses_from_analog_waveforms_sml_032922vp0.pdf

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Mdad
    Mdad over 3 years ago in reply to FormerMember

    Thanks Shawn,

    I will give it a try and let you know.

    I hoped that when in the vector file we define output signals ( like when we put o in io line) .. It actually records the output buses and signal values in a file.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ShawnLogan
    ShawnLogan over 3 years ago in reply to Mdad

    Dear Mdad,

    Mdad said:
    I hoped that when in the vector file we define output signals ( like when we put o in io line) .. It actually records the output buses and signal values in a file.

    I m afraid, I'm not quite understanding what you mean by this statement - sorry!  I tried to show that the waveform can be exported to a file in (x,y) format with x being time and y being its digital representation in the file I attached. I've made a quick screen recording bit it appears its size prevents me from uploading it. Hence, I placed a shared link of it as shown below

    Shawn

    www.dropbox.com/.../digital_bus_exported_to_csv_file_sml_033022r.mp4

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Mdad
    Mdad over 3 years ago in reply to ShawnLogan

    Thanks Shawn,

    I also could use the analog to digital function under measurement to create the same bus and saved it to file.

    What I meant in my post was that in vector file we define input, bidirectional and output signals.  I donot know what is the purpose of defining output signal in vector file, since I donot see any effect of that during simulation. I thought maybe it saves the output signals that are defined in vector file somewhere, but I couldnot find anything.

    Thanks again,

    -Mehrdad

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 3 years ago in reply to Mdad

    Mehrdad,

    Output vectors are used in some flows (I think in Ultrasim; not sure off the top of my head with Spectre) for it to check that the output signal in the circuit matches the vector file to determine the correctness of the simulation results. So input signals generate signals, and output signals check the circuit against the expected output. It is not used to generate an output file though...

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 3 years ago in reply to Mdad

    Mehrdad,

    Output vectors are used in some flows (I think in Ultrasim; not sure off the top of my head with Spectre) for it to check that the output signal in the circuit matches the vector file to determine the correctness of the simulation results. So input signals generate signals, and output signals check the circuit against the expected output. It is not used to generate an output file though...

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information