• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    convert Concept HDL to ORCAD CIS

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 14622 views
  • Discussion

    New engineer, huge flash symbols problem

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    8 replies • 15981 views
  • Discussion

    How to Convert Autocad DXF into ALlegro

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 14363 views
  • Discussion

    VRM current ramp time

    Category: PCB Design

    By archive

    $usertype

    •

    started over 18 years ago

    0 replies • 12746 views
  • Discussion

    Back drilling

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    6 replies • 16246 views
  • Discussion

    Allegro footprint library

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 14514 views
  • Discussion

    Embedded Passives

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    8 replies • 18175 views
  • Discussion

    Bus simulation setting..

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    1 replies • 13083 views
  • Discussion

    Bus simulation setting..

    Category: PCB Design

    By archive

    $usertype

    •

    started over 18 years ago

    0 replies • 12803 views
  • Discussion

    Best practices for schematic pins connected to multiple package pins

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    8 replies • 20028 views
  • Discussion

    Regions & Diff pairs

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    2 replies • 5650 views
  • Discussion

    How to Add Zetex pspice model to OrCAD

    Category: PCB Design

    By archive

    $usertype

    •

    updated over 18 years ago by archive

    5 replies • 15883 views
  • Discussion

    Netlist errors

    Category: PCB Design

    By archive

    $usertype

    •

    started over 18 years ago

    0 replies • 12728 views
  • Discussion

    How to use SLPS

    Category: PCB Design

    By archive

    $usertype

    •

    started over 18 years ago

    0 replies • 12815 views
  • Discussion

    Page Import - Design Entry

    Category: PCB Design

    By archive

    $usertype

    •

    started over 18 years ago

    0 replies • 551 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information