This forum is for questions and contributions related to the Cadence PCell Designer tool. This is a tool for creating device and module parameterised cells, as well as application cells ("app cells"). For general Virtuoso questions, please use the Custom IC Design or Custom IC SKILL forum. You may also find the RF Design and Mixed-Signal Design forums useful too.
In addition to the general Community Guidelines, please follow the guidelines given below.Before posting a question
When posting a question