• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
  3. Syminductor layout problem

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 63
  • Views 13359
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Syminductor layout problem

peter450
peter450 over 14 years ago

 Hi,

I'm implementing a design that has syminductor.When I'm running LVS I'm getting parameter mismatch

"wu" layout 1.44e-5 schematic -1e-6

But the values of wu for schematic and layout are same in the design.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 14 years ago
    Nobody is going to be able to help you unless they know which technology you're using and which specific design kit version you're using. The software version wouldn't go amiss either.

    Then there's a chance somebody might be familiar with the specific problem.

    The name "syminductor" doesn't give much of a clue... (I could guess the foundry, but not which design kit it is for)

    Andrew
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • peter450
    peter450 over 14 years ago

     I'm using cadence bicmos8hp 130nm technology.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 14 years ago
    Presumably you meant IBM, not Cadence. We're not a foundry and do not produce the design kits for that technology...

    You should also state the version of the design kit you're using and the versions of Cadence tools that you're using (as I said before) if you want to increase the chances of a user of that design kit, or somebody from IBM, answering your question.

    Andrew
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • tkhan
    tkhan over 14 years ago

    The last time I used IBM CMOS 130nm it had a similar problem with LVS and extracting symmetric inductors, but with the coil spacing. AFAIK the problem still exists in the current PDK and users are advised to edit the extracted netlist to correct this before moving to postlayout simulation.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information