RF Design

Latest Posts

Discussion

Parasitic capacitances from printed DC operating point of Spectre (with BSIM3v3)

Category: RF Design

By Dancing Wave
•
updated over 14 years ago by RealM

10 replies • 26162 views
Discussion

needful

Category: RF Design

By jimijimi
•
updated over 14 years ago by Tawna

1 replies • 13138 views
Discussion

How to Model 40cm tline Using LMG Tool

Category: RF Design

By saurabhsant
•
updated over 14 years ago by Tawna

5 replies • 16361 views
Discussion

BJT excess phase modeling?

Category: RF Design

By thinker32
•
started over 14 years ago

0 replies • 12797 views
Discussion

LMG Iin ic613

Category: RF Design

By gnsh
•
updated over 14 years ago by Andrew Beckett

1 replies • 13454 views
Discussion

Verilog-A large-signal model for an ohmic cantilever RF MEMS switch

Category: RF Design

By vcaeken
•
started over 14 years ago

0 replies • 13010 views
Discussion

Verilog-A large-signal model for a fixed-fixed beam RF MEMS capacitive switch, switched capacitor and varactor

Category: RF Design

By vcaeken
•
started over 14 years ago

0 replies • 13129 views
Discussion

my PSTB magnitude plot shows just 0 dB DC Gain !!

Category: RF Design

By Wavefunction
•
updated over 14 years ago by Wavefunction

3 replies • 14161 views
Discussion

phaseNoise calculator function

Category: RF Design

By Shals
•
updated over 14 years ago by Shals

1 replies • 13040 views
Discussion

help needed with package - WARNING #18010

Category: RF Design

By croc4
•
updated over 14 years ago by oldmouldy

1 replies • 713 views
Discussion

MMSIM10.1 -- a release for PA/Transmitter Designers

Category: RF Design

By DevilScorpion
•
started over 14 years ago

0 replies • 604 views
Discussion

Circuit Conditions--Are all MOS operating in active region?

Category: RF Design

By EESJ
•
updated over 14 years ago by EESJ

2 replies • 1585 views
Discussion

additional components included in the RF transistors?

Category: RF Design

By battu
•
started over 14 years ago

0 replies • 12563 views
Discussion

Noise aware PLL design flow

Category: RF Design

By sriram123
•
updated over 14 years ago by Tawna

5 replies • 14637 views
Discussion

FW: Need help in Assura RCX (TSMC 0.35um)

Category: RF Design

By EngrFZ
•
started over 14 years ago

0 replies • 12620 views

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.