• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. RF Design
CDNS - double leaderboard script

RF Design

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Latest Posts

  • Create a new Post
  • Discussion

    LMG Iin ic613

    Category: RF Design

    By gnsh

    •

    updated over 15 years ago by Andrew Beckett

    1 replies • 15491 views
  • Discussion

    Verilog-A large-signal model for an ohmic cantilever RF MEMS switch

    Category: RF Design

    By vcaeken

    •

    started over 15 years ago

    0 replies • 14864 views
  • Discussion

    Verilog-A large-signal model for a fixed-fixed beam RF MEMS capacitive switch, switched capacitor and varactor

    Category: RF Design

    By vcaeken

    •

    started over 15 years ago

    0 replies • 15156 views
  • Discussion

    my PSTB magnitude plot shows just 0 dB DC Gain !!

    Category: RF Design

    By Wavefunction

    •

    updated over 15 years ago by Wavefunction

    3 replies • 16570 views
  • Discussion

    phaseNoise calculator function

    Category: RF Design

    By Shals

    •

    updated over 15 years ago by Shals

    1 replies • 14937 views
  • Discussion

    help needed with package - WARNING #18010

    Category: RF Design

    By croc4

    •

    updated over 15 years ago by oldmouldy

    1 replies • 1044 views
  • Discussion

    MMSIM10.1 -- a release for PA/Transmitter Designers

    Category: RF Design

    By DevilScorpion

    •

    started over 16 years ago

    0 replies • 862 views
  • Discussion

    Circuit Conditions--Are all MOS operating in active region?

    Category: RF Design

    By EESJ

    •

    updated over 16 years ago by EESJ

    2 replies • 2144 views
  • Discussion

    additional components included in the RF transistors?

    Category: RF Design

    By battu

    •

    started over 16 years ago

    0 replies • 14269 views
  • Discussion

    Noise aware PLL design flow

    Category: RF Design

    By sriram123

    •

    updated over 16 years ago by Tawna

    5 replies • 17214 views
  • Discussion

    FW: Need help in Assura RCX (TSMC 0.35um)

    Category: RF Design

    By EngrFZ

    •

    started over 16 years ago

    0 replies • 14308 views
  • Discussion

    Need help in Assura RCX (TSMC 0.35um)

    Category: RF Design

    By EngrFZ

    •

    updated over 16 years ago by Quek

    1 replies • 15216 views
  • Discussion

    Layout help

    Category: RF Design

    By Mohana

    •

    updated over 16 years ago by Andrew Beckett

    5 replies • 17862 views
  • Discussion

    PFDCP model extraction in Noise Aware PLL Flow

    Category: RF Design

    By Vab1

    •

    started over 16 years ago

    0 replies • 14719 views
  • Discussion

    About noise-aware PLL design flow

    Category: RF Design

    By Neal Hu

    •

    updated over 16 years ago by Vab1

    1 replies • 15007 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information