• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Allegro X PCB Editor
  3. How to add SMT test points ?

Stats

  • State Verified Answer
  • Replies 8
  • Subscribers 164
  • Views 12028
  • Members are here 0
More Content

How to add SMT test points ?

SOT23
SOT23 over 3 years ago

Hello ! 

I am trying to add SMT test points to a board but couldn't find a way to do that. I tried : 

  • creating a single SMT pin footprint that I manually added, but I can't easily set a net to it to make it a test point.
  • creating a SMT via (just a 0.6mm circle on bottom layer), but I cannot add them to the board. I can add them to the Via list in the Physical Constraints Manager, but when I try to add them by using the Cline command (like I would do to add a THT via), it doesn't work, the SMT via doesn't appear in the list...

How could I simply add an SMT via to the board ?

Thank you !

  • Sign in to reply
  • Cancel
  • DavidJHutchins
    +1 DavidJHutchins over 3 years ago

    While in the 'add connect' command, in the Options tab, set both layers to 'Bottom', then the only via that should be available is the SMT via

    It works for me...

    • Cancel
    • Vote Up +1 Vote Down
    • Sign in to reply
    • Reject Answer
    • Cancel
  • smithbend
    0 smithbend over 3 years ago

    Fantastic article. Outstanding reading material It's fantastic to read blogs this good. Thanks! If you want to, rock. 

    among us

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • SOT23
    0 SOT23 over 3 years ago in reply to DavidJHutchins

    It works great ! Thank you !

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • SOT23
    0 SOT23 over 3 years ago

    Still on the topic of Test Vias : 

    Does anyone know if it is possible to add a Placebound to a Test Vias ?

    I tried adding a layer in the padstack definition, but I cannot add constraint to it. Is it possible to define that layer so that it acts like a placebound ? 

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
  • jc teyssier
    0 jc teyssier over 3 years ago in reply to SOT23

    For what purpose?

    To have a place boundady the test point have to be a component from schematic/netlist.

    If goal is only not to have tres point under compoennt, just set testpoint parameters correctly (do not allow under components)

    • Cancel
    • Vote Up 0 Vote Down
    • Sign in to reply
    • Verify Answer
    • Cancel
>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information