Stats

More Content

Obtain all 'shorting' errors via skill

khuranav007

Hello,

Is there a way to filter 'shorting' errors from list of all DRCs in the design using Allegro Skill?  We short differently named nets together which leads to DRCs - is there a way to obtain a list of these errors (DRCs) as a result of shorting nets by the way of SKILL?  We do not add NET_SHORT property to suppress these DRCs.

Thanks!

Parents
Reply
Children
  • RFinley
    0 in reply to khuranav007

    I need to re-write my description as this process is layout driven or it won't be useful. 

    I was using the skill "find" command to iterate through all pad-to-pad DRCs, extract the associated net names, and write a back annotation file provided one of the two nets associated has a "TEMP" prefix.  Otherwise, skip.

    In order for this to work, you need to add temporary single pin pads to nets in the schematic to go to layout and cause DRC errors.   

    The end-result is driven by placing these temp pads to cause intentional shorts.  An annotated schematic with updated net-aliases to make connections for clean, optimized routing is the intended result.

    Wanted to save you hours of time searching for the secret method of reading netnames from a DRC error instance as this is something SKILL iLS training and the rest of their support website is strangely silent on, finding the net name associated with... anything.

Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.