• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    controlling the first segment out of the pin pad

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 11989 views
  • Discussion

    "Adjacent Layer Parallelism "

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 4793 views
  • Discussion

    Migrating from Orcad to Allegro

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12345 views
  • Discussion

    Part Browser 2.0 update

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 12824 views
  • Discussion

    16.0 License issues

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12439 views
  • Discussion

    Panelize

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 13275 views
  • Discussion

    Error message 102

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 13982 views
  • Discussion

    generating "Drill Map" data in odb++

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 5947 views
  • Discussion

    Change unit type of Interconnect line @ Sigxp

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12419 views
  • Discussion

    SPB 16.0 What's New Available in SourceLink

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 362 views
  • Discussion

    SPB 16.0 - slow due to enhanced graphics?

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    2 replies • 1222 views
  • Discussion

    What's New in SPB 16.0 Available in Sourcelink

    Category: PCB Design

    By archive archive

    •

    started over 18 years ago

    0 replies • 443 views
  • Discussion

    Design entry cis to Design entry HDL

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 14194 views
  • Discussion

    AutoPlace in Allegro

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    4 replies • 15986 views
  • Discussion

    Graphics issue with V16 and Vista

    Category: PCB Design

    By archive archive

    •

    updated over 18 years ago by archive

    1 replies • 12250 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information