• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    allegro layerstack up alteration after routing.

    Category: PCB Design

    By archive archive

    •

    started over 20 years ago

    0 replies • 12097 views
  • Discussion

    "Tips from Cadence" hilighting pins of "dummy" net

    Category: PCB Design

    By archive archive

    •

    started over 20 years ago

    0 replies • 1613 views
  • Discussion

    Die Symbols in mutiple wirebond tiers

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    2 replies • 12769 views
  • Discussion

    Batch Simulation

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12628 views
  • Discussion

    Modelling board to board connector

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    2 replies • 13452 views
  • Discussion

    PCB SI 230 Documentation

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    5 replies • 13981 views
  • Discussion

    Cadence Support Forums Pilot Winners 2004

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12494 views
  • Discussion

    SQ-PI script in Wintel platform

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12518 views
  • Discussion

    Allegro SKILL

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    9 replies • 16944 views
  • Discussion

    Dynamic Shape relief

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    5 replies • 13792 views
  • Discussion

    Using Orcad SIGNAL_MODEL attribute

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    5 replies • 13985 views
  • Discussion

    3D via model

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12603 views
  • Discussion

    trial software

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 12743 views
  • Discussion

    SSN/SSO capability of the Allegro SI tool.

    Category: PCB Design

    By archive archive

    •

    updated over 20 years ago by archive

    1 replies • 1115 views
  • Discussion

    Cadence Support Forums Pilot Winners 2004

    Category: PCB Design

    By archive archive

    •

    started over 20 years ago

    0 replies • 12073 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information