• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design

PCB Design

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

PCB Design

Latest Posts

  • Create a new Post
  • Discussion

    Embedded Geometry Subclasses

    Category: PCB Design

    By teevskis

    $usertype

    •

    updated over 8 years ago by riklee

    2 replies • 14643 views
  • Discussion

    How to convert a circuit into a single ic/part in orcad pspice

    Category: PCB Design

    By imdc

    $usertype

    •

    updated over 8 years ago by imdc

    2 replies • 5196 views
  • Discussion

    Documentation for Capture Tcl/Tk Extensions

    Category: PCB Design

    By fsdb

    $usertype

    •

    updated over 8 years ago by oldmouldy

    1 replies • 2987 views
  • Discussion

    ERROR(ORPSIM-16364): Invalid device in subcircuit

    Category: PCB Design

    By imdc

    $usertype

    •

    updated over 8 years ago by imdc

    2 replies • 3699 views
  • Discussion

    Simple Part Creation Process - advice requested

    Category: PCB Design

    By KParks

    $usertype

    •

    updated over 8 years ago by steve

    9 replies • 4638 views
  • Discussion

    ERROR(ORPSIM-15108): Subcircuit 1000E-10 used by X_U1.XU1 is undefined

    Category: PCB Design

    By imdc

    $usertype

    •

    updated over 8 years ago by oldmouldy

    1 replies • 3886 views
  • Discussion

    Incorrect number of interface nodes for X_U1.

    Category: PCB Design

    By imdc

    $usertype

    •

    started over 8 years ago

    0 replies • 13444 views
  • Discussion

    Page numbering

    Category: PCB Design

    By Yanko

    $usertype

    •

    updated over 8 years ago by steve

    1 replies • 16684 views
  • Discussion

    Allegro 16.6 "Marked Fanouts" disappear after eco process

    Category: PCB Design

    By 55STRAT

    $usertype

    •

    updated over 8 years ago by steve

    1 replies • 617 views
  • Discussion

    Netgroup issues

    Category: PCB Design

    By hvihvelin

    $usertype

    •

    updated over 8 years ago by steve

    1 replies • 14229 views
  • Discussion

    Placement Interference DRC with Embedded Components

    Category: PCB Design

    By teevskis

    $usertype

    •

    started over 8 years ago

    0 replies • 12614 views
  • Discussion

    Library Management, collaboration of symbols and footprints

    Category: PCB Design

    By AlexJohnLander

    $usertype

    •

    updated over 8 years ago by AlexJohnLander

    4 replies • 14340 views
  • Discussion

    error while simulation in pspice

    Category: PCB Design

    By imdc

    $usertype

    •

    updated over 8 years ago by imdc

    2 replies • 15955 views
  • Discussion

    Switch to Variant View Mode with Tcl

    Category: PCB Design

    By fsdb

    $usertype

    •

    updated over 8 years ago by JPdeRuiter

    3 replies • 14568 views
  • Discussion

    Corners of dynamic shape keepouts

    Category: PCB Design

    By Soundman99

    $usertype

    •

    updated over 8 years ago by eDave

    3 replies • 14304 views
<>
Cadence Guidelines

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information