• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 45 Points
    • 2
      steve
      steve 40 Points
    • 3
      oldmouldy
      oldmouldy 25 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
    • 4
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Part name length error

    Category: PCB Design

    By Sharont

    •

    updated over 14 years ago by KEN13

    2 replies • 15522 views
  • Discussion

    Out of practice. Blind-Buried Vias in Allegro L.

    Category: PCB Design

    By Robert Finley

    •

    updated over 14 years ago by Robert Finley

    2 replies • 14573 views
  • Discussion

    Cadence PCB Panelling

    Category: PCB Design

    By ari bowo

    •

    updated over 14 years ago by Ark angel

    6 replies • 14718 views
  • Discussion

    How to mask-out all but a highlighted net, component, pin, etc?

    Category: PCB Design

    By kidder03

    •

    updated over 14 years ago by kidder03

    2 replies • 15064 views
  • Discussion

    REG:SOLDEMASK OPENING OF PTH VIA'S

    Category: PCB Design

    By girish

    •

    updated over 14 years ago by Mstrghettorigg

    2 replies • 1179 views
  • Discussion

    Sollution for making PCB Panel

    Category: PCB Design

    By Ark angel

    •

    updated over 14 years ago by Ark angel

    4 replies • 13689 views
  • Discussion

    orcad 16.3

    Category: PCB Design

    By DEAN1984

    •

    updated over 14 years ago by oldmouldy

    1 replies • 13418 views
  • Discussion

    DE HDL - can I move a part from one cell to another?

    Category: PCB Design

    By EvanShultz

    •

    updated over 14 years ago by Jerry GenPart

    5 replies • 3127 views
  • Discussion

    how can I extract datas?

    Category: PCB Design

    By Giulia

    •

    updated over 14 years ago by Giulia

    2 replies • 13558 views
  • Discussion

    Minneapolis, MN USA Job Opportunity

    Category: PCB Design

    By jason79mn

    •

    started over 14 years ago

    0 replies • 12833 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information