• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      excellon1
      excellon1 35 Points
    • 3
      steve
      steve 25 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,863 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,641 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Selecting Clines but not VIAs on a net

    Category: PCB Design

    By mvonahnen

    •

    updated over 16 years ago by redwire

    1 replies • 12792 views
  • Discussion

    concept SKILL and renaming nets

    Category: Allegro X PCB Editor

    By kerchunk

    •

    started over 16 years ago

    0 replies • 12816 views
  • Discussion

    Problem in Windows Vista 64 Bit

    Category: PCB Design

    By EMTECH

    •

    updated over 16 years ago by fxffxf

    6 replies • 14939 views
  • Discussion

    System Architect/ PCB XL Refdes mismatch

    Category: PCB Design

    By grrr

    •

    started over 16 years ago

    0 replies • 12664 views
  • Discussion

    Suggest me via stack for 0.5mm pitch BGA

    Category: PCB Design

    By Prasanna

    •

    updated over 16 years ago by redwire

    1 replies • 13176 views
  • Discussion

    How can i make a do file?

    Category: PCB Design

    By Neha Anu

    •

    updated over 16 years ago by Neha Anu

    2 replies • 13326 views
  • Discussion

    .rte files in specctra(allegro version 16.0)

    Category: PCB Design

    By Neha Anu

    •

    updated over 16 years ago by Neha Anu

    8 replies • 3972 views
  • Discussion

    Adding properties in capture

    Category: PCB Design

    By Carvey

    •

    updated over 16 years ago by Carvey

    2 replies • 13129 views
  • Discussion

    PSpice generated file in OrCAD Capture

    Category: PCB Design

    By kanghc85

    •

    updated over 16 years ago by kanghc85

    2 replies • 13429 views
  • Discussion

    Allegro PCB Editor Training

    Category: PCB Design

    By CAT95

    •

    updated over 16 years ago by CAT95

    2 replies • 13446 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information