• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      JCTEYSSIER0
      JCTEYSSIER0 20 Points
    • 3
      excellon1
      excellon1 15 Points
    • 4
      avant
      avant 11 Points
    • 5
      Ulf K
      Ulf K 10 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,838 Points
    • 2
      oldmouldy
      oldmouldy 11,050 Points
    • 3
      eDave
      eDave 7,631 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,168 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    A Question Regarding Properties fixed within Board Partitioning

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 13766 views
  • Discussion

    online DRC with bond channel outline

    Category: PCB Design

    By archive

    •

    started over 17 years ago

    0 replies • 12869 views
  • Discussion

    Photplot line and Gerber

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    4 replies • 14645 views
  • Discussion

    A Question Regarding Constraint Setting

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 13390 views
  • Discussion

    Schematic partition

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    3 replies • 13576 views
  • Discussion

    Global Route Environment Training files

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    1 replies • 13265 views
  • Discussion

    CADSTAR MIGRATION TO CADENCE ALLEGRO

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    1 replies • 16138 views
  • Discussion

    Old BRD files from OrCAD/PCB II 2.22

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    10 replies • 14153 views
  • Discussion

    What is 'axlTransformObject' function's exact parameters?

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 17 years ago by archive

    5 replies • 2169 views
  • Discussion

    Saving a board file from version16.01 to version 15.7 or 15.5

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 13355 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information