• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      steve
      steve 45 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JL202601056745
      JL202601056745 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Orcad to Allegro quick fix?

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    7 replies • 15812 views
  • Discussion

    Using a smaller anti-pad than DRC on positive planes

    Category: PCB Design

    By archive

    •

    started over 17 years ago

    0 replies • 12889 views
  • Discussion

    Move vertex line

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 15144 views
  • Discussion

    Numbers of layers for a board

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    3 replies • 13982 views
  • Discussion

    Export non-back Netlist for Allegro

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    2 replies • 13875 views
  • Discussion

    Package Symbol Error

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    7 replies • 17073 views
  • Discussion

    How to route High-speed SDRAM

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    6 replies • 18952 views
  • Discussion

    remove password from a BRD file to enable editing

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    6 replies • 20469 views
  • Discussion

    Improving Alegro Refresh Speed?

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by archive

    4 replies • 16691 views
  • Discussion

    Summary report

    Category: Allegro X PCB Editor

    By archive

    •

    started over 17 years ago

    0 replies • 12950 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information