• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      MZ20250602835
      MZ20250602835 50 Points
    • 2
      steve
      steve 40 Points
    • 3
      oldmouldy
      oldmouldy 25 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
    • 4
      RJ202412171240
      RJ202412171240 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,015 Points
    • 3
      eDave
      eDave 7,576 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,113 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Assign Value Property to discrete components

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 14858 views
  • Discussion

    Simple Highlight Problem...

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 14157 views
  • Discussion

    SI MODEL ASSIGNMENT

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 15084 views
  • Discussion

    Making resistor network both ‘function’ and ‘pin’ swap-able.....

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 14441 views
  • Discussion

    Missing dimension text during DXFIn

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 16653 views
  • Discussion

    problem generating IPC-D-356A

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 13852 views
  • Discussion

    How to access RELATIVE_PROPAGATION_DELAY property attached to pin pairs?

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 13790 views
  • Discussion

    Sticky This - Allegro top ten list......

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 949 views
  • Discussion

    Problem about teh strcat command

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 19 years ago by archive

    5 replies • 15817 views
  • Discussion

    Problem with SOT-89 thermal pad connection

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 14073 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information