• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Errro in extratction

    Category: PCB Design

    By Nabavi

    •

    started over 14 years ago

    0 replies • 13342 views
  • Discussion

    change all trace width

    Category: PCB Design

    By tnehchuan

    •

    updated over 14 years ago by Randy R

    5 replies • 18831 views
  • Discussion

    How to get all classes list?

    Category: Allegro X PCB Editor

    By Silver John

    •

    updated over 14 years ago by Silver John

    2 replies • 5562 views
  • Discussion

    parallel trace

    Category: PCB Design

    By tnehchuan

    •

    updated over 14 years ago by KEN13

    7 replies • 17759 views
  • Discussion

    Allegro Design Entry CIS opens last saved schematic automatically - how do I stop it!

    Category: PCB Design

    By mcatramb91

    •

    updated over 14 years ago by mcatramb91

    3 replies • 1527 views
  • Discussion

    How to set the trace clerance

    Category: PCB Design

    By tnehchuan

    •

    updated over 14 years ago by steve

    2 replies • 14063 views
  • Discussion

    Diff pair resize/respace in 16.3 allegro

    Category: PCB Design

    By shilpa

    •

    updated over 14 years ago by shilpa

    3 replies • 1778 views
  • Discussion

    Concept HDL Group Rotation

    Category: PCB Design

    By hosamani

    •

    updated over 14 years ago by Jerry GenPart

    1 replies • 15362 views
  • Discussion

    Avoiding Text in Etch layer -keepin DRC errors

    Category: PCB Design

    By themaccabee

    •

    updated over 14 years ago by steve

    3 replies • 1711 views
  • Discussion

    Footprints problems

    Category: PCB Design

    By fighter84

    •

    updated over 14 years ago by fighter84

    4 replies • 17457 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information