• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,391 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,458 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to select a footprint to match component

    Category: PCB Design

    By Dhiraj

    •

    updated over 14 years ago by Dhiraj

    6 replies • 22124 views
  • Discussion

    how to fix trace width

    Category: PCB Design

    By tnehchuan

    •

    updated over 14 years ago by Anaxroche

    1 replies • 15634 views
  • Discussion

    Problem with obtaining correct bounding box

    Category: Allegro X PCB Editor

    By KetCadence

    •

    updated over 14 years ago by KetCadence

    2 replies • 16692 views
  • Discussion

    Reflection Simulation with Fast Corner does not generate full report data

    Category: PCB Design

    By Ravinder

    •

    started over 14 years ago

    0 replies • 13519 views
  • Discussion

    Inserting a blind and a buried via???

    Category: PCB Design

    By archive

    •

    updated over 14 years ago by steve

    20 replies • 30196 views
  • Discussion

    split/void a plane

    Category: PCB Design

    By tnehchuan

    •

    updated over 14 years ago by C Shiva

    1 replies • 1599 views
  • Discussion

    Error: "...other program is busy..."

    Category: PCB Design

    By trieste

    •

    updated over 14 years ago by RAMA123

    3 replies • 4660 views
  • Discussion

    REG:Altium SCH to Orcad Conversion

    Category: PCB Design

    By girish

    •

    updated over 14 years ago by luvishis

    2 replies • 1727 views
  • Discussion

    shape void circle for package keepout

    Category: PCB Design

    By EA PCB Design

    •

    updated over 14 years ago by littleanne

    3 replies • 15062 views
  • Discussion

    PAD to plane clearance

    Category: PCB Design

    By tnehchuan

    •

    updated over 14 years ago by KEN13

    1 replies • 14620 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information