• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      avant
      avant 25 Points
    • 3
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 15 Points
    • 4
      Electro Node
      Electro Node 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,523 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,178 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Schematic symbol library

    Category: PCB Design

    By Carvey

    •

    updated over 15 years ago by eephillip

    2 replies • 14419 views
  • Discussion

    Error message (SPMHGE-7)

    Category: PCB Design

    By Carvey

    •

    started over 15 years ago

    0 replies • 14639 views
  • Discussion

    Part name length error

    Category: PCB Design

    By Sharont

    •

    updated over 15 years ago by KEN13

    2 replies • 16636 views
  • Discussion

    Out of practice. Blind-Buried Vias in Allegro L.

    Category: PCB Design

    By Robert Finley

    •

    updated over 15 years ago by Robert Finley

    2 replies • 15770 views
  • Discussion

    Cadence PCB Panelling

    Category: PCB Design

    By ari bowo

    •

    updated over 15 years ago by Ark angel

    6 replies • 15932 views
  • Discussion

    How to mask-out all but a highlighted net, component, pin, etc?

    Category: PCB Design

    By kidder03

    •

    updated over 15 years ago by kidder03

    2 replies • 16363 views
  • Discussion

    REG:SOLDEMASK OPENING OF PTH VIA'S

    Category: PCB Design

    By girish

    •

    updated over 15 years ago by Mstrghettorigg

    2 replies • 1443 views
  • Discussion

    Sollution for making PCB Panel

    Category: PCB Design

    By Ark angel

    •

    updated over 15 years ago by Ark angel

    4 replies • 14690 views
  • Discussion

    orcad 16.3

    Category: PCB Design

    By DEAN1984

    •

    updated over 15 years ago by oldmouldy

    1 replies • 14266 views
  • Discussion

    DE HDL - can I move a part from one cell to another?

    Category: PCB Design

    By EvanShultz

    •

    updated over 15 years ago by Jerry GenPart

    5 replies • 3885 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information