• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      MZ20250602835
      MZ20250602835 35 Points
    • 3
      RJ202412171240
      RJ202412171240 25 Points
    • 4
      JL202601056745
      JL202601056745 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,833 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Symbol association of Vias in 16.3

    Category: PCB Design

    By mvonahnen

    •

    updated over 15 years ago by steve

    1 replies • 13089 views
  • Discussion

    Design Entry HDL SKILL function for adding component with PTF attributes

    Category: Allegro X PCB Editor

    By VicT

    •

    updated over 15 years ago by Khurana

    2 replies • 14724 views
  • Discussion

    meaning of drc flags

    Category: PCB Design

    By mike7

    •

    updated over 15 years ago by mike7

    3 replies • 17339 views
  • Discussion

    Custom Constraint

    Category: PCB Design

    By mvonahnen

    •

    updated over 15 years ago by mvonahnen

    2 replies • 13178 views
  • Discussion

    Design Entry HDL_Jedec path

    Category: PCB Design

    By Neha Anu

    •

    updated over 15 years ago by steve

    2 replies • 12996 views
  • Discussion

    pcb board invert printout

    Category: PCB Design

    By Parveen

    •

    updated over 15 years ago by Parveen

    2 replies • 13410 views
  • Discussion

    How to create an ipcd356 netlist with greater than 9999 nets ?

    Category: PCB Design

    By FormerMember

    •

    updated over 15 years ago by FormerMember

    5 replies • 13890 views
  • Discussion

    Capture 16.3 Errors

    Category: PCB Design

    By JWWS1

    •

    updated over 15 years ago by oscar migs

    3 replies • 13516 views
  • Discussion

    procedure for gerber file/plot generation of specific layers - OrCAD PCB editor 16.3

    Category: PCB Design

    By CAT8024

    •

    updated over 15 years ago by John Davies

    1 replies • 1660 views
  • Discussion

    multiple copies of the layout - v16.3

    Category: PCB Design

    By shangwu

    •

    started over 15 years ago

    0 replies • 514 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information