• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      MZ20250602835
      MZ20250602835 35 Points
    • 3
      RJ202412171240
      RJ202412171240 25 Points
    • 4
      JL202601056745
      JL202601056745 20 Points
    • 4
      JohnFr38
      JohnFr38 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,833 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    error name too long

    Category: PCB Design

    By dumarjo

    •

    updated over 15 years ago by dumarjo

    3 replies • 21257 views
  • Discussion

    placing pin in bottom layer

    Category: PCB Design

    By anandaraj

    •

    updated over 15 years ago by anandaraj

    2 replies • 14460 views
  • Discussion

    Relocating an Established Datum

    Category: PCB Design

    By Goblin60

    •

    updated over 15 years ago by Goblin60

    4 replies • 14935 views
  • Discussion

    Symbol creation in design entry hdl

    Category: PCB Design

    By Neha Anu

    •

    started over 15 years ago

    0 replies • 13685 views
  • Discussion

    OrCAD Capture hangs there forever when generating the PCB Editor netlist!

    Category: PCB Design

    By Peyton

    •

    updated over 15 years ago by swang

    5 replies • 16464 views
  • Discussion

    16.3 failed silent install with SCCM deployment

    Category: PCB Design

    By alexknelson

    •

    updated over 15 years ago by alexknelson

    2 replies • 14359 views
  • Discussion

    Capture TCL script

    Category: PCB Design

    By EdwinvDijk

    •

    started over 15 years ago

    0 replies • 13423 views
  • Discussion

    OrCAD

    Category: PCB Design

    By Himanshu

    •

    started over 15 years ago

    0 replies • 12816 views
  • Discussion

    Question regarding fanout

    Category: PCB Design

    By lzping0810

    •

    updated over 15 years ago by Khurana

    2 replies • 13552 views
  • Discussion

    Total number of pages in a hierarchical design

    Category: PCB Design

    By Khurana

    •

    updated over 15 years ago by Khurana

    1 replies • 13248 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information