• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      avant
      avant 55 Points
    • 1
      KS202606109251
      KS202606109251 55 Points
    • 3
      BC202603263145
      BC202603263145 26 Points
    • 4
      JV202605125312
      JV202605125312 20 Points
    • 4
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,598 Points
    • 2
      oldmouldy
      oldmouldy 10,805 Points
    • 3
      eDave
      eDave 7,381 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,453 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Nets to Autoroute which have constraints

    Category: PCB Design

    By Neha Anu

    •

    started over 16 years ago

    0 replies • 13432 views
  • Discussion

    How to add constraint area in apd16.2?

    Category: Allegro X APD

    By Alice

    •

    updated over 16 years ago by frewahy

    5 replies • 16834 views
  • Discussion

    Drill hole and layer size mismatch

    Category: PCB Design

    By Sachin Tiwari

    •

    updated over 16 years ago by Sachin Tiwari

    2 replies • 15147 views
  • Discussion

    hierarchical design with use of other projects

    Category: PCB Design

    By Bertnl

    •

    started over 16 years ago

    0 replies • 13446 views
  • Discussion

    Finding a symbol in Editor

    Category: PCB Design

    By stellar

    •

    updated over 16 years ago by MAAC

    2 replies • 15412 views
  • Discussion

    Segment over void

    Category: PCB Design

    By Khurram

    •

    started over 16 years ago

    0 replies • 14282 views
  • Discussion

    DRC errors in artwork

    Category: PCB Design

    By Dennis H

    •

    updated over 16 years ago by oldmouldy

    1 replies • 13857 views
  • Discussion

    DRC -> Adjusting constraints in Allegro

    Category: PCB Design

    By JGeens

    •

    updated over 16 years ago by JGeens

    4 replies • 2231 views
  • Discussion

    Save as a psm instead of bsm??

    Category: PCB Design

    By JGeens

    •

    updated over 16 years ago by JGeens

    2 replies • 17182 views
  • Discussion

    startup file for PCBEditor

    Category: PCB Design

    By tltoth

    •

    updated over 16 years ago by tltoth

    6 replies • 16653 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information