• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      excellon1
      excellon1 35 Points
    • 2
      steve
      steve 25 Points
    • 2
      Robert Finley
      Robert Finley 25 Points
    • 4
      oldmouldy
      oldmouldy 20 Points
    • 4
      Ejlersen
      Ejlersen 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,040 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    proposal feedback ( shapes visibility )

    Category: PCB Design

    By ahmetozsoy

    •

    updated over 16 years ago by redwire

    3 replies • 13543 views
  • Discussion

    Updating constraint set in board file to schematic

    Category: PCB Design

    By girish

    •

    updated over 16 years ago by Khurana

    1 replies • 13874 views
  • Discussion

    Problem: Missing or invalid expression

    Category: PCB Design

    By Emmanuele

    •

    updated over 16 years ago by Khurana

    1 replies • 14741 views
  • Discussion

    Implementation of Verilog-AMS in AMS Simulator

    Category: PCB Design

    By Emmanuele

    •

    started over 16 years ago

    0 replies • 13012 views
  • Discussion

    soldermask-to-line constraint

    Category: PCB Design

    By ahmetozsoy

    •

    updated over 16 years ago by ahmetozsoy

    5 replies • 14280 views
  • Discussion

    Proper view of a package

    Category: PCB Design

    By C Shiva

    •

    updated over 16 years ago by girish

    2 replies • 13127 views
  • Discussion

    finding vias

    Category: Allegro X PCB Editor

    By ahmetozsoy

    •

    updated over 16 years ago by ahmetozsoy

    4 replies • 15492 views
  • Discussion

    update for thermal relief with a flash for gnd pin-PCB L 16.2

    Category: Allegro X PCB Editor

    By MAAC

    •

    updated over 16 years ago by Adeel

    4 replies • 14241 views
  • Discussion

    Verify Net schedule (daisy chain) using Constraint Manager

    Category: PCB Design

    By David G

    •

    updated over 16 years ago by David G

    1 replies • 13622 views
  • Discussion

    Finding and displaying the Comment property of a component

    Category: Allegro X PCB Editor

    By Geoff

    •

    updated over 16 years ago by Geoff

    2 replies • 13699 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information