• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 4
      HirokiJEM
      HirokiJEM 16 Points
    • 5
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Highlighting nets from Allegro Constraint Manager

    Category: PCB Design

    By Russ Boquette

    •

    updated over 16 years ago by Russ Boquette

    3 replies • 15599 views
  • Discussion

    Reg:Negative Artwork in Allegro

    Category: PCB Design

    By Sakthivel

    •

    updated over 16 years ago by Sakthivel

    5 replies • 4993 views
  • Discussion

    A pin with the number "xxx" exists twice in "XXX" package, but I cannot find "XXX" in the schematic

    Category: PCB Design

    By b0660705

    •

    updated over 16 years ago by oldmouldy

    1 replies • 2172 views
  • Discussion

    ESpice VCVS

    Category: PCB Design

    By wERerABbiT

    •

    started over 16 years ago

    0 replies • 12845 views
  • Discussion

    Connector *.dra files

    Category: PCB Design

    By Emb3

    •

    started over 16 years ago

    0 replies • 12703 views
  • Discussion

    Attributes changes for selected components in HDL

    Category: PCB Design

    By MAAC

    •

    updated over 16 years ago by MAAC

    3 replies • 16393 views
  • Discussion

    installation

    Category: PCB Design

    By JETEE

    •

    updated over 16 years ago by oldmouldy

    1 replies • 12992 views
  • Discussion

    License Error on Allegro

    Category: PCB Design

    By prakash

    •

    updated over 16 years ago by oldmouldy

    1 replies • 28320 views
  • Discussion

    Move sym

    Category: Allegro X PCB Editor

    By ELEKVN

    •

    updated over 16 years ago by ELEKVN

    8 replies • 15518 views
  • Discussion

    PCB Design with FPGA (TQFP or BGA package)

    Category: PCB Design

    By NathS

    •

    updated over 16 years ago by nramesh2244

    3 replies • 14572 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information