• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      Hoangkhoipcb
      Hoangkhoipcb 25 Points
    • 2
      EDAHut
      EDAHut 25 Points
    • 4
      karthikeyank
      karthikeyank 20 Points
    • 5
      Zhifeng Jin
      Zhifeng Jin 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,478 Points
    • 2
      oldmouldy
      oldmouldy 10,615 Points
    • 3
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 4
      excellon1
      excellon1 4,103 Points
    • 5
      redwire
      redwire 4,093 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to detect a progress meter

    Category: Allegro X PCB Editor

    By GregC

    •

    updated over 17 years ago by aCraig

    4 replies • 14973 views
  • Discussion

    Creating Rat Ts pin pairs for Total Etch Length constraint

    Category: PCB Design

    By mvonahnen

    •

    updated over 17 years ago by redwire

    12 replies • 21882 views
  • Discussion

    assign alias to filled pads

    Category: PCB Design

    By jchips12

    •

    updated over 17 years ago by jchips12

    4 replies • 15101 views
  • Discussion

    Where I Find "Orcad Footprint Libraries" Book(manual)?

    Category: PCB Design

    By codemon

    •

    updated over 17 years ago by codemon

    2 replies • 1583 views
  • Discussion

    stitching via along cline

    Category: PCB Design

    By brodesu

    •

    updated over 17 years ago by brodesu

    6 replies • 20175 views
  • Discussion

    using two connectors for one footprint/symbol

    Category: PCB Design

    By sheepdog

    •

    updated over 17 years ago by Wild

    3 replies • 2310 views
  • Discussion

    pin-floating check in Concept HDL

    Category: PCB Design

    By peter zhu

    •

    started over 17 years ago

    0 replies • 13818 views
  • Discussion

    ConceptHDL inter-page connection

    Category: PCB Design

    By peter zhu

    •

    updated over 17 years ago by peter zhu

    1 replies • 15074 views
  • Discussion

    Adding via in Allegro 16.2

    Category: PCB Design

    By seng1

    •

    updated over 17 years ago by satya12

    6 replies • 26414 views
  • Discussion

    discrepancies between electrical package and physical footprint

    Category: PCB Design

    By Shalongbasi

    •

    updated over 17 years ago by John Davies

    1 replies • 14263 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information