• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 4
      HirokiJEM
      HirokiJEM 16 Points
    • 5
      Robert Finley
      Robert Finley 15 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Rats nest on all GND connections, despite existing GND plane

    Category: PCB Design

    By split63

    •

    updated over 17 years ago by BillZ

    9 replies • 18642 views
  • Discussion

    Specifying Branch Topology in Allegro PCB

    Category: PCB Design

    By mvonahnen

    •

    updated over 17 years ago by mvonahnen

    9 replies • 18612 views
  • Discussion

    Need help with Layout, new user.

    Category: PCB Design

    By DM2008

    •

    updated over 17 years ago by redwire

    5 replies • 13811 views
  • Discussion

    Undocumented System Variables

    Category: PCB Design

    By RobBlomstrom

    •

    started over 17 years ago

    0 replies • 12674 views
  • Discussion

    how to update changed netlist in design ?

    Category: PCB Design

    By Prasanna

    •

    updated over 17 years ago by steve

    1 replies • 16675 views
  • Discussion

    Unable to Run Orcad Layout 15.7i After Installing Orcad PCB Editor 16.0

    Category: PCB Design

    By ace5582

    •

    updated over 17 years ago by ace5582

    5 replies • 16604 views
  • Discussion

    High speed DDR multi-tiered T routing

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by F150

    7 replies • 17487 views
  • Discussion

    Changing the Default Via? Add more via choices to the design?

    Category: PCB Design

    By split63

    •

    updated over 17 years ago by split63

    3 replies • 23574 views
  • Discussion

    PADS 2007 footprints to translate in Orcad Layout 15.7 footprint

    Category: PCB Design

    By Alexandra

    •

    updated over 17 years ago by oldmouldy

    1 replies • 13086 views
  • Discussion

    Add A new Menu in Allegro

    Category: PCB Design

    By Roger G

    •

    updated over 17 years ago by Ejlersen

    3 replies • 15036 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information