• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      EDAHut
      EDAHut 30 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 25 Points
    • 4
      Zhifeng Jin
      Zhifeng Jin 20 Points
    • 4
      karthikeyank
      karthikeyank 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,478 Points
    • 2
      oldmouldy
      oldmouldy 10,610 Points
    • 3
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 4
      excellon1
      excellon1 4,103 Points
    • 5
      redwire
      redwire 4,083 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Undocumented System Variables

    Category: PCB Design

    By RobBlomstrom

    •

    started over 17 years ago

    0 replies • 13642 views
  • Discussion

    how to update changed netlist in design ?

    Category: PCB Design

    By Prasanna

    •

    updated over 17 years ago by steve

    1 replies • 18051 views
  • Discussion

    Unable to Run Orcad Layout 15.7i After Installing Orcad PCB Editor 16.0

    Category: PCB Design

    By ace5582

    •

    updated over 17 years ago by ace5582

    5 replies • 18518 views
  • Discussion

    High speed DDR multi-tiered T routing

    Category: PCB Design

    By archive

    •

    updated over 17 years ago by F150

    7 replies • 19947 views
  • Discussion

    Changing the Default Via? Add more via choices to the design?

    Category: PCB Design

    By split63

    •

    updated over 17 years ago by split63

    3 replies • 26485 views
  • Discussion

    PADS 2007 footprints to translate in Orcad Layout 15.7 footprint

    Category: PCB Design

    By Alexandra

    •

    updated over 17 years ago by oldmouldy

    1 replies • 14166 views
  • Discussion

    Add A new Menu in Allegro

    Category: PCB Design

    By Roger G

    •

    updated over 17 years ago by Ejlersen

    3 replies • 16374 views
  • Discussion

    Neck mode

    Category: PCB Design

    By tltoth

    •

    updated over 17 years ago by Ejlersen

    1 replies • 16720 views
  • Discussion

    The type field of the hierarchical ports

    Category: PCB Design

    By tl104

    •

    updated over 17 years ago by tl104

    3 replies • 21876 views
  • Discussion

    Single layer boards

    Category: Allegro X APD

    By labrat7

    •

    updated over 17 years ago by labrat7

    10 replies • 22464 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information