• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      EDAHut
      EDAHut 30 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 25 Points
    • 4
      Zhifeng Jin
      Zhifeng Jin 20 Points
    • 4
      karthikeyank
      karthikeyank 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,478 Points
    • 2
      oldmouldy
      oldmouldy 10,610 Points
    • 3
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 4
      excellon1
      excellon1 4,103 Points
    • 5
      redwire
      redwire 4,083 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Single layer boards

    Category: Allegro X APD

    By labrat7

    •

    updated over 17 years ago by labrat7

    10 replies • 22464 views
  • Discussion

    Using SKILL to process external Database file

    Category: Allegro X PCB Editor

    By alberthyc

    •

    updated over 17 years ago by Austin CAD Guy

    1 replies • 14483 views
  • Discussion

    Placement Grid Snap

    Category: PCB Design

    By split63

    •

    updated over 17 years ago by redwire

    5 replies • 23754 views
  • Discussion

    Suppressing silkscreen based on component footprint

    Category: PCB Design

    By mvonahnen

    •

    updated over 17 years ago by KenM

    3 replies • 14913 views
  • Discussion

    Slow Saving / Slow connectivity update

    Category: PCB Design

    By pcplod

    •

    updated over 17 years ago by Khurana

    2 replies • 14790 views
  • Discussion

    Top vs Inner Dynamic Shape Connection Help

    Category: PCB Design

    By tkeebler

    •

    updated over 17 years ago by tkeebler

    8 replies • 18908 views
  • Discussion

    Shape problem

    Category: PCB Design

    By girish

    •

    updated over 17 years ago by girish

    4 replies • 15033 views
  • Discussion

    OrCAD INI File Administrator

    Category: PCB Design

    By pcplod

    •

    updated over 17 years ago by pcplod

    3 replies • 17261 views
  • Discussion

    Create PCB Board drawing from Pspice 10 Schematic

    Category: PCB Design

    By mralmawri

    •

    updated over 17 years ago by mralmawri

    3 replies • 14680 views
  • Discussion

    Anyone know an easy way to do a WAS/IS type report?

    Category: PCB Design

    By QSCMatt

    •

    updated over 17 years ago by QSCMatt

    4 replies • 2067 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information