• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 45 Points
    • 2
      EDAHut
      EDAHut 30 Points
    • 3
      Hoangkhoipcb
      Hoangkhoipcb 25 Points
    • 4
      Zhifeng Jin
      Zhifeng Jin 20 Points
    • 4
      karthikeyank
      karthikeyank 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,478 Points
    • 2
      oldmouldy
      oldmouldy 10,610 Points
    • 3
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 4
      excellon1
      excellon1 4,103 Points
    • 5
      redwire
      redwire 4,083 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    CIS issue with netlist creation

    Category: PCB Design

    By Havi

    •

    updated over 18 years ago by John Davies

    1 replies • 14187 views
  • Discussion

    Placing testpoints with properties

    Category: PCB Design

    By Tom33

    •

    started over 18 years ago

    0 replies • 13708 views
  • Discussion

    Report with net_name & node_connects ?

    Category: PCB Design

    By Tom33

    •

    started over 18 years ago

    0 replies • 417 views
  • Discussion

    Defining of planes such as +ve or -ve.

    Category: PCB Design

    By C Shiva

    •

    updated over 18 years ago by C Shiva

    2 replies • 1591 views
  • Discussion

    Creating Module in Allegro

    Category: PCB Design

    By Sammy

    •

    updated over 18 years ago by Khurana

    1 replies • 16334 views
  • Discussion

    Orcad 16 PCB crash

    Category: PCB Design

    By papa chris

    •

    started over 18 years ago

    0 replies • 13632 views
  • Discussion

    Variants in Design Entry

    Category: PCB Design

    By tiffarific

    •

    updated over 18 years ago by redwire

    1 replies • 15103 views
  • Discussion

    Is there any way to control the fonts used in the Allegro menus on Solaris?

    Category: PCB Design

    By mcatramb91

    •

    started over 18 years ago

    0 replies • 13789 views
  • Discussion

    [help] about net_name_length Algorithm in Concept SCALD and ConceptHDL

    Category: PCB Design

    By zxpchx

    •

    updated over 18 years ago by zxpchx

    7 replies • 16973 views
  • Discussion

    Arrays in SKILL

    Category: PCB Design

    By Javinder

    •

    updated over 18 years ago by admin

    12 replies • 20967 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information