• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      steve
      steve 25 Points
    • 2
      Ejlersen
      Ejlersen 20 Points
    • 2
      Robert Finley
      Robert Finley 20 Points
    • 2
      excellon1
      excellon1 20 Points
    • 5
      HirokiJEM
      HirokiJEM 16 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Protel (AD6) to Allegro

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 13512 views
  • Discussion

    Regarding Gloss operation

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 14892 views
  • Discussion

    voids, dynamic shapes, and 15.x

    Category: Allegro X PCB Editor

    By archive

    •

    updated over 18 years ago by archive

    3 replies • 14435 views
  • Discussion

    DRC questions

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    2 replies • 13570 views
  • Discussion

    Help! Gloss connects all vias to the GND and POWER planes

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 13122 views
  • Discussion

    IPC7351 Lead Free Land Pattern Spec

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 13556 views
  • Discussion

    Copy part symbol from pdf file to orcad cis schematic

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    1 replies • 14020 views
  • Discussion

    Creating ESPICE RLGC model from HSPICE

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    4 replies • 15476 views
  • Discussion

    How to prefer conections over conflicts?

    Category: PCB Design

    By archive

    •

    started over 18 years ago

    0 replies • 13117 views
  • Discussion

    Layout jumper

    Category: PCB Design

    By archive

    •

    updated over 18 years ago by archive

    10 replies • 19236 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information