• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      KS202606109251
      KS202606109251 85 Points
    • 2
      Electro Node
      Electro Node 32 Points
    • 3
      BC202603263145
      BC202603263145 27 Points
    • 3
      CF202606104231
      CF202606104231 27 Points
    • 5
      JR202606119023
      JR202606119023 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,558 Points
    • 2
      oldmouldy
      oldmouldy 10,790 Points
    • 3
      eDave
      eDave 7,341 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,428 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Simulation of 2 layer package substrate?

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 14750 views
  • Discussion

    SI analysis report

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    4 replies • 14993 views
  • Discussion

    How to get the padstack's informations?

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 521 views
  • Discussion

    Fillet property for Clines in Allegro 15.5.1

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    3 replies • 14706 views
  • Discussion

    tandom rule property

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 13492 views
  • Discussion

    tandom rule property

    Category: PCB Design

    By archive

    •

    started over 19 years ago

    0 replies • 13547 views
  • Discussion

    processor to L3_cache interface

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    2 replies • 14168 views
  • Discussion

    No Xsection command in SPB157

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 16775 views
  • Discussion

    back annotation from allegro to orcad cis

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    1 replies • 14340 views
  • Discussion

    custom measurement

    Category: PCB Design

    By archive

    •

    updated over 19 years ago by archive

    6 replies • 16883 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information