• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      excellon1
      excellon1 80 Points
    • 2
      DavidJHutchins
      DavidJHutchins 70 Points
    • 3
      steve
      steve 45 Points
    • 4
      masamasa
      masamasa 43 Points
    • 5
      avant
      avant 30 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,953 Points
    • 2
      oldmouldy
      oldmouldy 11,160 Points
    • 3
      eDave
      eDave 7,756 Points
    • 4
      redwire
      redwire 5,468 Points
    • 5
      DavidJHutchins
      DavidJHutchins 4,946 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Allegro - Tip of the Week: Controlling the numbering of all RefDes when renaming from start

    Category: Allegro X PCB Editor

    By geda geda

    •

    started over 2 years ago

    0 replies • 969 views
  • Discussion

    How do you analyze the effect of temperature on your circuit?

    Category: PSpice

    By AyushD AyushD

    •

    updated over 2 years ago by TechiEE12

    2 replies • 5780 views
  • Suggested Answer

    How could I control the output waveform interpolation in Pspice project or Netlist while using V/I pwl file?

    Category: PSpice

    By Havior Havior

    •

    updated over 2 years ago by AyushD

    1 replies • 1142 views
  • Discussion

    Best ways to set Design for Manufacturing rules in the PCB design flow!

    Category: Allegro X PCB Editor

    By geda geda

    •

    updated over 2 years ago by Jeff H

    5 replies • 7780 views
  • Answered

    3D. Board not visible

    Category: Allegro X PCB Editor

    By JuriV JuriV

    •

    updated over 2 years ago by Gobena

    7 replies • 18483 views
  • Answered

    Use of Bond finger in PCB editor

    Category: Allegro X PCB Editor

    By Ram1234 Ram1234

    •

    updated over 2 years ago by John T

    1 replies • 6128 views
  • Suggested Answer

    Differnce between net class and net group.

    Category: Allegro X PCB Editor

    By Ram1234 Ram1234

    •

    updated over 2 years ago by aniju

    5 replies • 9895 views
  • Answered

    Datatips customization

    Category: Allegro X PCB Editor

    By Ram1234 Ram1234

    •

    updated over 2 years ago by John T

    1 replies • 5730 views
  • Answered

    Embedded layer setup in cross section

    Category: Allegro X PCB Editor

    By Ram1234 Ram1234

    •

    updated over 2 years ago by John T

    1 replies • 5815 views
  • Answered

    Set up the values of analysis modes of constriant manager by SKILL

    Category: Allegro X Scripting - Skill

    By Natalia06 Natalia06

    •

    updated over 2 years ago by MikeNV

    3 replies • 2758 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information