• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 60 Points
    • 2
      steve
      steve 45 Points
    • 2
      MZ20250602835
      MZ20250602835 45 Points
    • 4
      RJ202412171240
      RJ202412171240 25 Points
    • 5
      JL202601056745
      JL202601056745 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,868 Points
    • 2
      oldmouldy
      oldmouldy 11,060 Points
    • 3
      eDave
      eDave 7,596 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,138 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    How to make the assembly layer for gerber files

    Category: Allegro X PCB Editor

    By Fari

    •

    updated over 6 years ago by CadAce2K

    2 replies • 14620 views
  • Discussion

    How to indicate off-board connections in LAYOUT

    Category: PCB Design

    By ac9ts

    •

    updated over 6 years ago by CadAce2K

    5 replies • 15407 views
  • Discussion

    Display NetGroup Definition Name On Net Alias

    Category: PCB Design

    By tfm74

    •

    started over 6 years ago

    0 replies • 13574 views
  • Discussion

    Soldermask Swell...

    Category: PCB Design

    By UlfK

    •

    started over 6 years ago

    0 replies • 13627 views
  • Discussion

    ERROR - [SPMHOD-29] in Allegro Tool

    Category: PCB Design

    By HirosakiOnda

    •

    updated over 6 years ago by HirosakiOnda

    2 replies • 6604 views
  • Discussion

    Concept doesn't remember reference designators when I import a lower level block in a complex hierarchical schematic.

    Category: PCB Design

    By Burkhert

    •

    updated over 6 years ago by redwire

    1 replies • 956 views
  • Discussion

    schematic vs netlist vs layout checking(verifying)

    Category: PCB Design

    By Araugel

    •

    updated over 6 years ago by avant

    4 replies • 4926 views
  • Discussion

    Sync .DSN and .BRD

    Category: PCB Design

    By mmoyer777

    •

    updated over 6 years ago by CadAce2K

    1 replies • 15764 views
  • Discussion

    Exposed Pad QFN

    Category: PCB Design

    By jatins

    •

    updated over 6 years ago by avant

    1 replies • 14500 views
  • Discussion

    Multi component cross-probing HDL->PCB

    Category: PCB Design

    By nic92

    •

    started over 6 years ago

    0 replies • 1053 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information