• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      oldmouldy
      oldmouldy 55 Points
    • 2
      steve
      steve 25 Points
    • 2
      excellon1
      excellon1 25 Points
    • 4
      JCTEYSSIER0
      JCTEYSSIER0 20 Points
    • 4
      Robert Finley
      Robert Finley 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,848 Points
    • 2
      oldmouldy
      oldmouldy 11,055 Points
    • 3
      eDave
      eDave 7,631 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,188 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Shape merging with Through hole pads

    Category: PCB Design

    By MightyBeard7

    •

    updated over 6 years ago by MightyBeard7

    4 replies • 13863 views
  • Discussion

    artwork Filmsetup using skill

    Category: Allegro X Scripting - Skill

    By Gowtham229

    •

    updated over 6 years ago by Gowtham229

    3 replies • 12056 views
  • Discussion

    log file error

    Category: PCB Design

    By atamzf

    •

    started over 6 years ago

    0 replies • 14722 views
  • Discussion

    correct RF shield footprint, with parts inside

    Category: PCB Design

    By PascalVM

    •

    updated over 6 years ago by RFinley

    7 replies • 20756 views
  • Discussion

    Assigning a Net to an Unassigned Shape

    Category: PCB Design

    By melview1

    •

    updated over 6 years ago by mcatramb91

    18 replies • 29936 views
  • Discussion

    Parametric Sweep analysis issue

    Category: PCB Design

    By Gerry95

    •

    updated over 6 years ago by Gerry95

    4 replies • 14646 views
  • Discussion

    Generating a back annotate file using File/Export logic/netlist Other - Problems

    Category: PCB Design

    By Lennie

    •

    started over 6 years ago

    0 replies • 656 views
  • Discussion

    Error in axlAirGap 16.6

    Category: Allegro X Scripting - Skill

    By luanvn81

    •

    updated over 6 years ago by oldmouldy

    1 replies • 8989 views
  • Discussion

    Command not found: ns_postproc

    Category: PCB Design

    By Praseed

    •

    started over 6 years ago

    0 replies • 12780 views
  • Discussion

    How to find the valid sigrity installation path in Allegro Sigrity SI?

    Category: PCB Design

    By anucheruvx

    •

    updated over 6 years ago by anucheruvx

    2 replies • 16532 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information