• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      excellon1
      excellon1 21 Points
    • 5
      Siri
      Siri 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Error: Table name not found in dbc (CIP)

    Category: PCB Design

    By jatins

    •

    updated over 6 years ago by RFinley

    2 replies • 15844 views
  • Discussion

    Custom reports - how do I get a list of net pins

    Category: PCB Design

    By Lennie

    •

    updated over 6 years ago by oldmouldy

    1 replies • 1927 views
  • Discussion

    How to make the "undo" mechanism.

    Category: Allegro X PCB Editor

    By Silver John

    •

    updated over 6 years ago by DavidJHutchins

    6 replies • 6345 views
  • Discussion

    Orcad capture 16.5 PCB Foot print

    Category: PCB Design

    By shavai

    •

    updated over 6 years ago by oldmouldy

    1 replies • 14376 views
  • Discussion

    Orcad capture 16.5 - warning, part name during netlist generation.

    Category: PCB Design

    By shavai

    •

    updated over 6 years ago by shavai

    2 replies • 2980 views
  • Discussion

    A GenCAM from Allegro

    Category: PCB Design

    By archive

    •

    updated over 6 years ago by Ejlersen

    33 replies • 33043 views
  • Discussion

    Part Number : Null

    Category: PCB Design

    By jatins

    •

    started over 6 years ago

    0 replies • 13763 views
  • Discussion

    BB Via Net name report

    Category: Allegro X PCB Editor

    By vimaldevlpr

    •

    updated over 6 years ago by vimaldevlpr

    2 replies • 15092 views
  • Discussion

    Generating IBIS models in cadence virtuoso

    Category: Allegro X APD

    By HariV

    •

    started over 6 years ago

    0 replies • 15300 views
  • Discussion

    How to create a report for PACKAGE_HEIGHT_MAX

    Category: PCB Design

    By Lock2002

    •

    updated over 6 years ago by Lock2002

    6 replies • 17169 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information