• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      excellon1
      excellon1 30 Points
    • 2
      steve
      steve 25 Points
    • 3
      Ejlersen
      Ejlersen 20 Points
    • 3
      Robert Finley
      Robert Finley 20 Points
    • 5
      HirokiJEM
      HirokiJEM 16 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,903 Points
    • 2
      oldmouldy
      oldmouldy 11,035 Points
    • 3
      eDave
      eDave 7,651 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,226 Points
    • 5
      redwire
      redwire 5,193 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Rules Checker HDL error trying to compile custom rule

    Category: PCB Design

    By EricCraft

    •

    updated over 7 years ago by oldmouldy

    3 replies • 13599 views
  • Discussion

    Orcad Capture - Display multiple Attribuites

    Category: PCB Design

    By Tmills

    •

    updated over 7 years ago by Tmills

    2 replies • 3387 views
  • Discussion

    Via Structure on Bottom Layer

    Category: PCB Design

    By Bijanbina

    •

    updated over 7 years ago by rpawar

    1 replies • 13341 views
  • Discussion

    Separate legend for plated and non-plated drills

    Category: PCB Design

    By Lock2002

    •

    updated over 7 years ago by rpawar

    2 replies • 13221 views
  • Discussion

    STEP model mapping

    Category: PCB Design

    By Danny17

    •

    updated over 7 years ago by rpawar

    1 replies • 14037 views
  • Discussion

    Copper Pour Clearance Clarification

    Category: PCB Design

    By lakers024

    •

    updated over 7 years ago by oldmouldy

    1 replies • 14663 views
  • Discussion

    How to make a shared prefprops.txt file.

    Category: PCB Design

    By joma

    •

    started over 7 years ago

    0 replies • 12978 views
  • Discussion

    How to change Copper pour spacing in PCB layout for ORCAD layout

    Category: PCB Design

    By lakers024

    •

    updated over 7 years ago by excellon1

    1 replies • 17114 views
  • Discussion

    Print pdf with Orcad 10.5 search for a word

    Category: PCB Design

    By Filo88

    •

    updated over 7 years ago by oldmouldy

    1 replies • 13572 views
  • Discussion

    TCL command to select value in object properties filter list.

    Category: Allegro X PCB Editor

    By joma

    •

    started over 7 years ago

    0 replies • 14121 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information