• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. PCB Design & IC Packaging (Allegro X)

PCB Design & IC Packaging (Allegro X)

CDNS Forum PCB Categories

Allegro X PCB Editor

Allegro X Capture CIS

Allegro X System Capture (EE Cockpit)

Allegro X Pulse & EDM

Allegro X APD

Allegro X Scripting - Skill

Allegro X Scripting - TCL

PCB Design Archive

Design Entry HDL

PSpice

Licensing & Installation

  • Leaderboard

    PCB Design

    • 1
      CF202606104231
      CF202606104231 45 Points
    • 2
      Electro Node
      Electro Node 40 Points
    • 3
      avant
      avant 30 Points
    • 4
      SG20260713408
      SG20260713408 20 Points
    • 4
      TL202608111936
      TL202608111936 20 Points
  • Leaderboard

    PCB Design

    • 1
      steve
      steve 15,533 Points
    • 2
      oldmouldy
      oldmouldy 10,680 Points
    • 3
      eDave
      eDave 7,286 Points
    • 4
      DavidJHutchins
      DavidJHutchins 5,231 Points
    • 5
      redwire
      redwire 4,238 Points

Feedback, Suggestions, and Questions

Provide feedback on the forums or any other part of the site. Questions and suggestions welcome.

  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

Forum - Thread List

Latest Posts

  • Discussion

    Script to auto fill in "Microsoft Print to PDF"

    Category: Allegro X PCB Editor

    By Eugene Yeoh

    •

    updated over 8 years ago by Eugene Yeoh

    4 replies • 2343 views
  • Discussion

    part developer- HDL

    Category: PCB Design

    By MAAC

    •

    started over 8 years ago

    0 replies • 664 views
  • Discussion

    is anybody create a context in spb 17.2?

    Category: Allegro X Scripting - Skill

    By Chise

    •

    started over 8 years ago

    0 replies • 8570 views
  • Discussion

    how to output a gerber file of drill?

    Category: PCB Design

    By Zhiwei Tu

    •

    updated over 8 years ago by Zhiwei Tu

    2 replies • 16684 views
  • Discussion

    Error while generating a netlist

    Category: PCB Design

    By KumarBalaji

    •

    started over 8 years ago

    0 replies • 13968 views
  • Discussion

    How to delete a part from the Local Part Database in CIS Explorer?

    Category: PCB Design

    By mizzouece

    •

    updated over 8 years ago by jbethune

    4 replies • 17741 views
  • Discussion

    path name wildcard syntax

    Category: PCB Design

    By Emmett

    •

    updated over 8 years ago by DavidJHutchins

    1 replies • 14625 views
  • Discussion

    OrCAD CIS/CIP -- TMP parts & Formal Parts

    Category: PCB Design

    By hvihvelin

    •

    started over 8 years ago

    0 replies • 955 views
  • Discussion

    Differential Pair BGA Routing

    Category: PCB Design

    By Avalex Steven

    •

    updated over 8 years ago by redwire

    4 replies • 16837 views
  • Discussion

    Differential Routing and Via Placement

    Category: PCB Design

    By Avalex Steven

    •

    started over 8 years ago

    0 replies • 13912 views
<>

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2026 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information